Design a 1-12 counter with the following inputs and outputs:
- Reset Synchronous active-high reset that forces the counter to 1
- Enable Set high for the counter to run
- Clk Positive edge-triggered clock input
- Q[3:0] The output of the counter
- c_enable, c_load, c_d[3:0] Control signals going to the provided 4-bit counter, so correct operation can be verified.
You have the following components available:文章来源：https://www.toymoban.com/news/detail-705914.html
- the 4-bit binary counter (count4) below, which has Enable and synchronous parallel-load inputs (load has higher priority than enable). The count4 module is provided to you. Instantiate it in your circuit.
- logic gates
module count4( input clk, input enable, input load, input [3:0] d, output reg [3:0] Q );
The c_enable, c_load, and c_d outputs are the signals that go to the internal counter's enable, load, and d inputs, respectively. Their purpose is to allow these signals to be checked for correctness.文章来源地址https://www.toymoban.com/news/detail-705914.html
module top_module (
input clk,
input reset,
input enable,
output [3:0] Q,
output c_enable,
output c_load,
output [3:0] c_d
); //
assign c_enable=enable;
/*
always@(posedge clk) begin
if(reset||Q>=12) begin
c_load<=0;
c_d<=1;
end
else
c_load<=1;
end
*/
assign c_load=(reset||(Q>=12&&enable)) ? 1:0;
assign c_d=c_load;
count4 the_counter (clk, c_enable, c_load, c_d,Q);
endmodule
到了这里，关于[HDLBits] Exams/ece241 2014 q7a的文章就介绍完了。如果您还想了解更多内容，请在右上角搜索TOY模板网以前的文章或继续浏览下面的相关文章，希望大家以后多多支持TOY模板网！
![[HDLBits] Exams/m2014 q3](https://imgs.yssmx.com/Uploads/2024/02/645688-1.png)
![[HDLBits] Exams/m2014 q4c](https://imgs.yssmx.com/Uploads/2024/02/650693-1.png)
![Verilog刷题[hdlbits] ：Module add](https://imgs.yssmx.com/Uploads/2024/02/739179-1.png)
