For each bit in a 32-bit vector, capture when the input signal changes from 1 in one clock cycle to 0 the next. "Capture" means that the output will remain 1 until the register is reset (synchronous reset).
Each output bit behaves like a SR flip-flop: The output bit should be set (to 1) the cycle after a 1 to 0 transition occurs. The output bit should be reset (to 0) at the positive clock edge when reset is high. If both of the above events occur at the same time, reset has precedence. In the last 4 cycles of the example waveform below, the 'reset' event occurs one cycle earlier than the 'set' event, so there is no conflict here.文章来源：https://www.toymoban.com/news/detail-707061.html
In the example waveform below, reset, in[1] and out[1] are shown again separately for clarity.文章来源地址https://www.toymoban.com/news/detail-707061.html
module top_module (
input clk,
input reset,
input [31:0] in,
output [31:0] out
);
reg [31:0] old;
always@(posedge clk) old<=in;
always@(posedge clk) begin
if(reset)
out<=32'b0;
else
out<=old&(~in)|out;
//这里需要或上一个out才能保持
end
endmodule
到了这里，关于[HDLBits] Edgecapture的文章就介绍完了。如果您还想了解更多内容，请在右上角搜索TOY模板网以前的文章或继续浏览下面的相关文章，希望大家以后多多支持TOY模板网！
